Computer Architecture — question 4 of 10
Write a real answer. It is graded against the question's rubric, and the mastery movement is computed by the same engine the product uses. Scoring here is deterministic rather than model-written, so this page costs nothing to run and nothing is saved. In a track built from your own posting, the same rubric is graded by the model, which is what produces feedback about your reasoning rather than about coverage.
You're told a five-stage pipelined processor has a data hazard: an instruction needs a register value that the immediately preceding instruction hasn't written back yet. Explain two different ways the hardware could handle this — one that costs no extra cycles and one that costs at least one stall cycle — and say which situations force the slower option.