FPGA & HDL — question 3 of 10
Write a real answer. It is graded against the question's rubric, and the mastery movement is computed by the same engine the product uses. Scoring here is deterministic rather than model-written, so this page costs nothing to run and nothing is saved. In a track built from your own posting, the same rubric is graded by the model, which is what produces feedback about your reasoning rather than about coverage.
A design runs correctly for hours in RTL simulation with a single clock, but on the actual board a signal generated in one clock domain is sampled directly by logic in a second, faster clock domain with no synchronizer. The board occasionally glitches -- wrong counts, missed events -- but never in simulation. What's happening, and how would you confirm it on the bench versus just assuming?