PCB Design — question 4 of 10
Write a real answer. It is graded against the question's rubric, and the mastery movement is computed by the same engine the product uses. Scoring here is deterministic rather than model-written, so this page costs nothing to run and nothing is saved. In a track built from your own posting, the same rubric is graded by the model, which is what produces feedback about your reasoning rather than about coverage.
A regulator on your board has its output decoupling capacitor on the schematic, and it's populated on the board, but you're seeing voltage droop and brief resets on a downstream digital load during current transients. The cap value and ESR look fine on paper. What would you check about the physical placement, and why might placement alone cause this?